

I N D E X				
Sr. No	Experiment Description	Experiment Date	Submission Date	Remarks/Signature
02.	IMPLEMENT AND REALIZE BOOLEAN EXPRESSION WITH LOGIC GATE.			
01.	TO VERIFY THE TRUTH TABLES FOR LOGIC GATES - NOT, OR, AND, NAND, NOR, XOR, XNOR USING CMOS LOGIC GATES AND TTL LOGIC GATES.			
03.	IMPLEMENT HALF ADDER, FULL ADDER, HALF SUBTRACTOR AND FULL SUBTRACTOR USING ICs.			
04.	DESIGN AND DEVELOP A MULTIPLEXER AND DE-MULTIPLEXER USING MULTIPLEXER ICs.			

(Handwritten signature)

Experiment no-01

★ Aim:-

To verify the truth tables for all logic gates - NOT, OR, AND, NAND, NOR, XOR, XNOR using CMOS logic gates and TTL logic gates.

★ Apparatus:-

All the basic gates mentioned above.

★ Theory:-

AND, OR, and NOT are basic gates. XOR, NAND and NOR are universal gates. Basically logic gates are electronic circuits because they are made up of number of electronic devices and component. Input and output of logic gates can occur only in two levels. These two level are HIGH and LOW or ON and OFF or simply 1 AND 0. A Table which lists all possible combination of input variables and the corresponding output is called 'truth table'.


• AND gate:-

An AND gate has two or more input but has only one output. The output assumes the logic 1 state only when each input is at logic 1 state and 0 state only when each input is at logic 0 state.

→


$$Y = A \cdot B$$

AND gate (Ic no. → 7408)



$$Y = AB$$

OR gate (Ic no. → 7432)



$$Y = A + B$$

• OR gate

input to be logic each

• NOT gate

has device The its input

• NAND

mean output assurance of

• OR gate :-

An OR gate may have two or more input but only one output. Its output assumes to be 1 state, even if one of its input is in logic 1 state and assumes to be 0 state, when each of inputs is in logic 0.

→ $Y = A + B$

• NOT gate :-

A NOT gate is also known as inverter, has only one input and one output. It is a device whose output is always compliment of input. The output of NOT gate assumes to be 1 when its input is in logic 0 state and 0 when its input is in logic 1 state.


→ $Y = \bar{A}$

• NAND gate :-

NAND gate is universal gate. NAND means NOT AND i.e. AND output is NOTed. The output is at 0 level, only when each of its input assume a logic 1 level. For any other combination of inputs, the output is logic 1 level.


→ $Y = \overline{A \cdot B}$

NOT Gate (Ic no-7404)




$Y = \bar{A}$

NAND gate (Ic no-7400)



$Y = \overline{A \cdot B}$

NOR gate (Ic no-7402)



$Y = \overline{A + B}$

• NOR gate :-

NOR gate is a universal gate. NOR means NOT OR i.e. OR output is NOTed. The output is logic 1 level, only when each of its input assumes a logic 0 level. For any other combination of inputs, the output is 0 level.

→ $X = \overline{A+B}$

• XOR gate :-

An X-OR gate is a two input, one output logic circuit, whose output assumes a logic 1 state when one and only one of its two inputs assume a logic 1 level. Under the condition when both inputs are same either 0 or 1, the output assumes logic 0 state.

→ $X = A \oplus B$

• EX-NOR gate :-

The output of XNOR gate is 1 either if both inputs are same either 0 or 1.

★ Procedure :-

1. Connect the supply (+5V) to the circuit.

2. Press switches for inputs "A" and "B".

3. ✗

- For AND gate \rightarrow The bulb does not glow if any one or both the switches are OFF and glows only if both the switches are ON.
- For OR gate \rightarrow glows only if any one or both the switches are ON else it won't glow.
- For NOT gate \rightarrow The bulb glows if switch for input B is OFF.
- For NAND gate \rightarrow bulb glows if any one or both the switches are OFF else it won't glow.
- For NOR gate \rightarrow bulb glows if both the switches are OFF else it won't glow.
- For Ex-OR gate \rightarrow bulb glows if one of the switches is ON and one of the switches is OFF.
- For Ex-NOR gate \rightarrow bulb glows if both switches are ON or if both the switches are OFF.


4. ✗ Repeat step-2 and step-3 for all state inputs.

★ Observation:-


Truth table

A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

• AND gate




• OR gate



Truth table

A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1


• NOT gate



Truth table

A	$Y = \bar{A}$
0	1
1	0


• NAND gate



Truth table

A	B	$Y = \bar{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0


• NOR gate



Truth table

A	B	$Y = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0


• Ex-OR gate



Truth table

A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

• Ex-NOR gate



A	B	$Y = A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1

★ Result :-

Truth table has been verified.

* ————— *

Experiment no-02

★ Aim :-

Implement and realize boolean expression with logic gate.

★ Learning objective :-

- To simplify the boolean expression and to build the logic circuit.
- Given a truth table to derive the boolean expression and build the logic circuit to realize it.

★ Component required :-

IC 7400, IC 7408, IC 7432, IC 7406, IC 7402, connecting wires, Bread board

★ Theory :-

canonical forms, Any boolean function can be written in disjunctive normal form (sum of Min-term) or conjunctive normal form (product of Min-term).

A boolean function can be represented by Karnaugh map in which each cell corresponds to a minterm. The cells are arranged in such a way that any two immediately adjacent cells corresponds to two minterms of distance. There is more than one way to construct a map with this property.

Karnaugh maps

For a function of two variable
say $f(x, y)$

	\bar{x}	x
y	$f(0, 0)$	$f(1, 0)$
\bar{y}	$f(0, 1)$	$f(1, 1)$

For a function of three variable say $f(x, y, z)$

	$\bar{x}\bar{y}$	$\bar{x}y$	xy	$x\bar{y}$
\bar{z}	$f(0, 0, 0)$	$f(0, 1, 0)$	$f(1, 1, 0)$	$f(1, 0, 0)$
z	$f(0, 0, 1)$	$f(0, 1, 1)$	$f(1, 1, 1)$	$f(1, 0, 1)$

For a function of four variable say $f(w, x, y, z)$:

	$\bar{w}\bar{x}$	$\bar{w}x$	wx	$w\bar{x}$
$\bar{y}\bar{z}$	$f(0, 0, 0, 0)$	$f(0, 1, 0, 0)$	$f(1, 1, 0, 0)$	$f(1, 0, 0, 0)$
$\bar{y}z$	$f(0, 0, 0, 1)$	$f(0, 1, 0, 1)$	$f(1, 1, 0, 1)$	$f(1, 0, 0, 1)$
$y\bar{z}$	$f(0, 0, 1, 0)$	$f(0, 1, 1, 0)$	$f(1, 1, 1, 0)$	$f(1, 0, 1, 0)$
yz	$f(0, 0, 1, 1)$	$f(0, 1, 1, 1)$	$f(1, 1, 1, 1)$	$f(1, 0, 1, 1)$

Realisation of Boolean expression

	AB	$\bar{A}\bar{B}$	AB	$\bar{A}\bar{B}$
$C\bar{D}$				1
$C\bar{D}$				1
$C\bar{D}$				1
$C\bar{D}$	1	1	1	1

$$\bar{A}\bar{B} + C\bar{D}$$

After simplification
 $Y = \bar{A}\bar{B}$

Realization

For the given using basic

Inputs

A	B	C
0	0	0
0	0	0
0	0	0
0	0	0
0	1	0
0	1	0
0	1	0
0	1	0
1	0	0
1	0	0
1	0	0
1	0	0
1	1	0
1	1	0
1	1	0
1	1	0

After simplifying using K-map method we get


$$Y = A\bar{B} + C\bar{D}$$

• Realization using Basic gate =


- For the given truth tables realize a logic ckt using basic gates and NAND gates:-

Inputs				outputs
A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

• Realisation using basic gates :-



• Realisation using NAND gates :-



★ Procedure

- (i) check
- (ii) Insert
- (iii) Make

★ Result

Specify

★ Procedure :-

- (i) check the component for their working.
- (ii) Insert the appropriate IC into the IC base.
- (iii) Make connection as shown in fig.

★ Result :-

Specified, simplified and verified the boolean function.



Experiment no-03

- ★ Aim:-
- Implement Half adder, full adder
 - Half subtractor, Full subtractor using ICs.

★ Learning objective :-

- To realise the adder and subtractor using basic gates and universal gates.
- To realise full adder using two half adder.
- To realise full subtractor using two half subtractor.

★ Component required :-

IC 7400, IC 7408, IC 7486, IC 7432, Patch cards, IC trainer kit.

★ Theory kit:-


• Half adder :-

A combination of logic ckts that performs the addition on two data bits A and B is called half adder. Addition will result in two output bits one of which is the sum bits and other in the ~~borrow~~ carry bit c. The boolean function describing the half adder are

$$S = A \oplus B$$

$$C = AB$$

Experiment no-03



HALF ADDER

- Address out Components ~~the~~ certain, address

- Half combi subtr A (m diff

A
B


- Tru

• Address :-

Address are digital circuits that carry out addition of numbers. Address are a key component of arithmetic logic unit. Apart from ~~this~~ addition, address are also used in certain digital application like table index calculation, address decoding, etc.

• Half Subtractor :-

The half-subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs. A (minuend) and B (Subtrahend) and two outputs difference and Borrow.




• Truth table :-

Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


From the above truth table we can find the difference between expr boolean expression :-

$$\text{Difference} = A \oplus B$$

$$\text{Borrow} = A'B$$



Full ADDER



HALF SUBTRACTOR

- Logic circuit for Half subtractor :-

For realization of a half subtractor we require one XOR, one NOT and one AND gate.

- Full Subtractor :-

A full subtractor is a combinational circuit that performs subtraction involving three bits, namely A, B and Bin and it produce two output Difference (D) and Bout (Borrow).


Truth table :-

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

From the truth table we can find boolean expression :-

$$D = A \oplus B \oplus B_{in}$$

$$B = A' B_{in} + A' B + B B_{in}$$



FULL SUBTRACTOR

Logic circuit for full subtractor

For realisation of a full subtractor, we required two ~~ex~~ XOR, two NOT, two AND and one OR gate.

★ Procedure :-

- (i) check the component for working.
- (ii) Insest Ic into the Ic base.
- (iii) verify truth table and observe output.

* ————— * ————— *

Experiment no-04

* Aim:- Design and development of Multiplexer and De-multiplexer using multiplexer ICs.

* Theory:-

(i) Multiplexer:- They are very useful components in digital system. They transfer a large number of information unit over a smaller number of selected signals. Multiplexer means to one. The general multiplexer circuit has 2^n input signals, control select signal and one output.


(ii) De-Multiplexer:- De-multiplexer perform the opposite function of multiplexer. They transfer a smaller no. of information unit over a large number of channel under the controls of selection signals. De-multiplexer circuit can also be realised using a decoder circuit will enable.

* Equipment:-

IC 7400, IC 7410, IC 7420, IC 7404,
IC 74153, IC 74139, patch cards, IC trainer kit.

→ 4:1 M-

REALIZATION USING NAND GATE OF MULTIPLEXER



i) 4:1

Inputs

output


y

ii) De-

ENABLE
INP

★ P

i) 4:1 Multiplexer :-



• Output of Multiplexer

$$Y = E'S_1S_0'I_0 + E'S_1S_0I_1 + E'S_1S_0I_2 + E'S_1S_0I_3$$

ii) De-Multiplexer :-

Realisation using NAND gate

ENABLE INPUT	DATA INPUT	SELECT INPUTS		OUTPUTS			
		S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y ₀
1	0	x	x	x	x	x	x
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	0	0

★ Procedure :-

- (i) check all the component for their working.
- (ii) Insert the appropriate Ic into the Ic base.
- (iii) Make connection as shown in the circuit.
- (iv) verify the truth table and observe the output.

* ————— * ————— *

Experiment no-05

★ AIM:- verification of the function S,R,D, JK and T flip flops


★ Theory:-

Logic ckt that incorporate memory cells are called sequential logic circuit, their output depends not only upon the present value of the input but also upon the present value of for their operation. The latch flip flop is a basic bi-stable memory element widely used sequential logic ckts.

S.R Latch:-

A S.R latch consist of two cross coupled NOR gates. An S.R flip-flop can also be design using cross coupled NAND gates as shown in figure. The truth table of the ckt are listed below. A clocked S-R flip flop has an additional clock input so the S and R input are active only when the clock is high.


A D latch combine the S and R input of 2nd SR latch into one input by adding an input inverter when the clock is high the state of flip-flop is latched and cannot change until the clock is high latched and c. high again.



TRUTH TABLE


S	R	Q ²	Q ^b 2
0	0	Q	Q ^b
0	1	0	1
1	0	1	0
1	1	0	0

1) S-R LATCH



TRUTH TABLE

S	R	Q ²	Q ^b 2
0	0	1	1
0	1	1	0
1	0	0	1
1	1	Q	Q ^b



★ B

A SR flip flop can be converted T-flip flop by connecting S input to Qb to R to Q.

Truth table SR flip flop :-

S	R	Q ⁺	Qb ⁺
0	0	Q	Qb
0	1	0	1
1	0	1	0
1	1	0	0


Truth Table :-

clock	J	K	Q ⁺	Qb ⁺
1	0	0	Q	Qb
1	0	1	0	1
1	1	0	1	0
1	1	1	Qb	Q

★ Procedure :-

- (i) check all the components for their working.
- (ii) Insert all appropriate IC into IC base.
- (iii) Make connection as shown in the ckt diagram.
- (iv) verify the truth table and observe the output.

CONVERSION OF SR-FLIP to FLIP-FLOP



INPUT TABLE

T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

Aim:- Implement parallel and serial full adder using Ic.

Apparatus Required:-

- Digital Trainer kit
- Ic - 7483 and connecting wires.

Theory:-

Adder:-

An adder is a logic circuit which add two or three bits at a time and give sum and carry as the result.

Parallel adder:-

A n -bit parallel bit can be constructed using number of full adder circuit connected in parallel the carry.

output of each is connected to the carry input of the next higher-order adder. Since all the bits of the augends and addend are feed into the adder circuit symmetric and the additions in each position are known as parallel adder.

Teacher's Signature _____

$A_3 A_2 A_1 A_0 \rightarrow$ Augend's bit
 $B_3 B_2 B_1 B_0 \rightarrow$ Added bit
 $S_3 S_2 S_1 S_0 \rightarrow$ Sum bit

Serial adder:-

A serial adder is used to add binary numbers in serial form. The two binary numbers to be added serially are stored in two Shift Registers.

The circuit adds one pair at a time with the help of one full adder. The carry output from the full adder is applied to a D-flip-flop, so it is called serial adder.

procedure:

1. Connect ground and Vcc to 7483 IC from trainer kit through patch cords.
2. Connected ~~input~~ input A_0, A_1, A_2 and A_3 and B_0, B_1, B_2 and B_3 to logic gates switches.
3. Connect carry in from pin no 13 to ground so that carry input (C_{i1}) will be logic 0 state position.
4. Connect S_0, S_1, S_2 and S_3 carry out (C_{o1}) from pin no. 9, 6, 2, 15, 14 to the output.

Teacher's Signature _____

display 5. verify the truth table for diff combination of input

Result :-

for various combinatio of selected input lines observed the LED output and verified the truth table.

Truth table

The truth table operation of 4-bit parallel Adder is shown in fig.

input									output				
A ₀	A ₁	A ₂	A ₃	B ₀	B ₁	B ₂	B ₃	CY ₁	S ₀	S ₁	S ₂	S ₃	CY ₀
0	0	0	1	0	1	0	1	1	1	1	0	0	1
1	0	0	0	1	1	1	0	0	0	0	0	0	1

Precaution :

- All IC's should be checked before starting the experiment
- All the connection should be tight
- Always connect ground first and then connect Vcc.
- Suitable type wire should be used for diff. type of circuit
- The kit should be off before change of connection
- After completed the experiment switch off the supply of the AIM.

Teacher's Signature _____

AIM: Design controlled shift register.

LEARNING objective:

- To illustrate the operation of shift register
- To study diff shift register configuration

Component Required:

Ic-7495, Ic-7474, patch cords and Ic-trainer kit.

Theory

Shift register are a type of sequential logic circuit, mainly for storage of digital data.

They are group of flip-flop connected in a chain, so that the output from one flip-flop becomes the input of next flip-flop are derived by a common block, and all the set or reset similarly.

The serial input shift register accept data serially - that is one bit at a time

Teacher's Signature _____

On a single line. It produced the stored information on its output also in serial form.

Types of shift register:

i) SISO:- In this of register, we output of flip-flop is connected to the input of the next flip flop.

output of the register is obtained from the last flip-flop

Truth table:

CLK	Serial In	Serial out
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

ii) SIPO:-

This is similar to SISO. Expect that the output is taken from each flip-flop.

Thereby the shifted value as shown at once.

Teacher's Signature _____

Truth table

CLK	Data	Output			
		Q _A	Q _B	Q _C	Q _D
1	1	1	0	0	0
2	0	0	1	0	0
3	0	0	0	0	1
4	1	1	0	1	1

iii) PIPO :-

Upon giving clock pulse data is loaded in parallel in all flip-flop output is taken from each of flip-flop

Truth table

CLK	Data Input				Output			
	D _A	D _B	D _C	D _D	Q _A	Q _B	Q _C	Q _D
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

iv) PISO :-

IC - 7474 consist of two D flip-flop with PRESET and CLEAR The pin diagram.

Truth table

CLK	Q ₃	Q ₂	Q ₁	Q ₀	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1